

Javier Laserna Moratalla

Industrial Electronics and Automation Engineer

j.laserna@upm.es

20/09/1996

**** +34626467915

Avenida de la Gavia, 50 6B

in www.linkedin.com/in/javierlaserna

Education and training

PhD in Automation and Robotics **UPM** Polytechnic University of Madrid, Spain

2022 - Present

Bachelor's Degree in Mathematics UNED National Distance Education University, Spain

2022 - Present

Master's Degree in Industrial Electronic Engineering **UPM** Polytechnic University of Madrid, Spain

2020 - 2022

TFM: "Deep Neuroevolution in Reconfigurable Hardware" (TFM Grading: 10)

Bachelor's Degree in Industrial Electronics and **Automation Engineering**

UPM Polytechnic University of Madrid, Spain

2015 - 2020

TFG: "Grafos. Implementación eficiente del Algoritmo del Máximo Clique" (TFG Grading: 10)

Bachelor's Degree in Mathematics (1st year) **UAM** Autonomous University of Madrid, Spain

2014 - 2015

Work experience

Predoctoral Researcher

UPM José Gutierrez Abascal 2, Madrid

Sep/2022 - Present

DISAM, CAR-CSIC

Site Reliability Engineer

Kyndryl Santa Hortensia 26-28, Madrid

Sep/2021 - Sep/2022 (1 year)

Site Reliability Engineer IBM Santa Hortensia 26-28, Madrid

Sep/2020 - Sep/2021 (1 year)

Postgraduate Non-Doctoral Researcher **UPM** José Gutierrez Abascal 2, Madrid

Jul/2020 - Jul/2022 (2 years)

DISAM, CAR-CSIC

Product Development Engineer CAF Signaling Alcobendas, Madrid

Sep/2018 - Ene/2019 (5 months)

Extracurricular internships

High school (Average grade: 8.2) I.E.S. Santa Eugenia, Madrid

2012 - 2014

Skills

C/C++

Honorable Mention in Compulsory Secondary Education (ESO) I.E.S. Santa Eugenia, Madrid

2012

MATLAB

STEP 5/7

VHDL

Python

Arduino

AutoCAD

AutoDesk Inventor

3D Printing

AWS

Ansible

Bash

PHP

Angular

German CI/CD Tools

Java

Spanish Docker

Operating systems Windows MacOS Linux

B2 (First) **French** A1.2 (ESO)

anguages

English

A1.1 (EOI)

Native

Events and conferences

The 18th International Symposium on Applied Reconfigurable Computing ARC Tsinghua University Beijing, China

Sep/2022

Paper 1968: "A Multi-FPGA Scalable Framework for Deep Reinforcement Learning through Neuroevolution"

Mobility

Software Reliability courseUPB Politehnica University of Bucharest, Romania
Nov/2022 (1 week)